#!/bin/bash # Licensed to the Apache Software Foundation (ASF) under one # or more contributor license agreements. See the NOTICE file # distributed with this work for additional information # regarding copyright ownership. The ASF licenses this file # to you under the Apache License, Version 2.0 (the # "License"); you may not use this file except in compliance # with the License. You may obtain a copy of the License at # # http://www.apache.org/licenses/LICENSE-2.0 # # Unless required by applicable law or agreed to in writing, # software distributed under the License is distributed on an # "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY # KIND, either express or implied. See the License for the # specific language governing permissions and limitations # under the License. set -e set -u source tests/scripts/setup-pytest-env.sh export PYTHONPATH=${PYTHONPATH}:${TVM_PATH}/vta/python export VTA_HW_PATH=`pwd`/3rdparty/vta-hw # to avoid CI CPU thread throttling. export TVM_BIND_THREADS=0 export OMP_NUM_THREADS=1 # temporary skip tsim test, enable later exit 0 # cleanup pycache find . -type f -path "*.pyc" | xargs rm -f rm -rf ~/.tvm # Rebuild cython make cython3 # Set default VTA config to use TSIM cycle accurate sim cp ${VTA_HW_PATH}/config/tsim_sample.json ${VTA_HW_PATH}/config/vta_config.json # Build and run the TSIM apps (disable until refactor is complete) # echo "Test the TSIM apps..." # make -C ${VTA_HW_PATH}/apps/tsim_example/ run_verilog # make -C ${VTA_HW_PATH}/apps/tsim_example/ run_chisel # make -C ${VTA_HW_PATH}/apps/gemm/ default # Check style of scala code echo "Check style of scala code..." make -C ${VTA_HW_PATH}/hardware/chisel lint # Build VTA chisel design and verilator simulator echo "Building VTA chisel design..." make -C ${VTA_HW_PATH}/hardware/chisel cleanall make -C ${VTA_HW_PATH}/hardware/chisel USE_THREADS=0 lib # Run unit tests in cycle accurate simulator echo "Running unittest in tsim..." run_pytest cython python-vta-tsim-unittest ${TVM_PATH}/vta/tests/python/unittest # Run unit tests in cycle accurate simulator echo "Running integration test in tsim..." run_pytest cython python-vta-tsim-integration ${TVM_PATH}/vta/tests/python/integration # Reset default fsim simulation cp ${VTA_HW_PATH}/config/fsim_sample.json ${VTA_HW_PATH}/config/vta_config.json